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Abstract
There is a large body of legacy scientific code written in languages
like Fortran that is not optimised to get the best performance out
of heterogeneous acceleration devices like GPUs and FPGAs, and
manually porting such code into parallel languages frameworks like
OpenCL requires considerable effort. We are working towards de-
veloping a turn-key, self-optimising compiler for accelerating sci-
entific applications, that can automatically transform legacy code
into a solution for heterogeneous targets. In this paper we focus on
FPGAs as the acceleration devices, and carry out our discussion in
the context of the OpenCL programming framework. We show a
route to automatic creation of kernels which are optimised for exe-
cution in a streaming fashion, which gives optimal performance on
FPGAs. We use a 2D shallow-water model as an illustration; specif-
ically we show how the use of channels to communicate directly
between peer kernels and the use of on-chip memory to create sten-
cil buffers can lead to significant performance improvements. Our
results show better FPGA performance against a baseline CPU im-
plementation, and better energy-efficiency against both CPU and
GPU implementations.
Keywords FPGA, GPU, Accelerators, OpenCL, Scientific Com-
puting, High-Performance Computing, Compiler, Heterogeneous
Computing.
1. Introduction
1.1 Automatic acceleration of legacy scientific code
A considerable proportion of scientific code in use – “legacy” and
new – is still effectively written in FORTRAN 77. A comparison
of relative citations for each of the main revisions of Fortran (from
Google Scholar and ScienceDirect) is shown in Figure 11 . The
results have been collected for the past 10 years (2006-2016), and
additionally since the release of FORTRAN 77 (1978-2016). For
an absolute reference, note that there were 15,700 Google Scholar
citations mentioning FORTRAN 77 (2006–2016). It is obvious that
FORTRAN 77 is still widely used, and that newer standards (2003,
2008) have not yet penetrated enough for widespread adoption.
1 Citations per revision are normalized to sum of citations for all revisions.
[Copyright notice will appear here once ’preprint’ option is removed.]
Figure 1. Literature mentions of different revisions of Fortran
using Google Scholar and ScienceDirect
We can see from the above evidence – and our own anecdo-
tal evidence from collaboration with scientists confirms this – that
FORTRAN 77 is still the language of choice for writing scien-
tific models. This is in addition to the vast amount of FORTRAN
77 legacy code already in existence. Since the FORTRAN 77 lan-
guage was designed with very different requirements and assump-
tions compared to today’s, code written in it has inherent issues
with readability, scalability, maintainability and parallelization. A
comprehensive discussion of the issues can be found in (Tinetti and
Méndez 2012). As a result, there have been considerable efforts at
refactoring legacy code, either interactive or automatic, and to ad-
dress one or several of these issues.
This work is in some ways part of that effort, but we are specifi-
cally interested in automatically refactoring Fortran for OpenCL-
based accelerators in general, and FPGAs in particular. In this
paper we present a source-source compilation approach to trans-
form sequential FORTRAN 77 legacy code into high-performance
OpenCL-accelerated programs with auto-parallelized kernels with
a focus on FPGA implementation, without need for directives or
extra information from the user.
1.2 Accelerating Scientific Code using FPGAs
There is a strong motivation to target FPGAs as acceleration
devices . The domain of target devices and machines for high-
performance scientific computing has become increasingly hetero-
geneous in recent years. There is a general consensus that no single
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type of device – CPU, GPU or FPGA – will be optimal across the
range of scientific applications. GPUs have established themselves
as a potent alternative to conventional CPUs for accelerating scien-
tific applications. That a large number of supercomputers in the top
500 list contain GPU accelerators is an indication of this trend. FP-
GAs are a more recent addition on this canvas of high-performance
computing (HPC), and in spite of significant improvements in re-
cent years, they are still from far from widespread adoption as
mainstream acceleration devices.
A key challenge that applies in a lesser or greater extent to all
kinds of accelerators is to write parallel, high-performance code
that is optimized for performances on that device. The challenge is
all the more acute for FPGAs, which are notoriously difficult to pro-
gram. Improvements in FPGA logic capacity as well as high-level
synthesis (HLS) programming frameworks like Altera’s AOCL,
Xilinx’s Sdaccel, and Maxeler, have begun the FPGA transition
from peripheral or embedded devices to first-order desktop and
server computing devices. However, FPGAs have failed to make
the kind of inroads that GPUs have made in the last decade. This is,
in part at least, due to the fact that until very recently there were no
practical high-level programming platforms like OpenCL for FP-
GAs, and even with their introduction it is challenging to write
high-performance code. It is our contention that such challenges
will remain a hurdle to the adoption of acceleration devices – espe-
cially FPGAs – in mainstream HPC, and that high level program-
ming frameworks like OpenCL should themselves be targets for
still higher level compilers that can work with sequential, unopti-
mized legacy code.
FPGAs have a fundamentally different architecture from CPUs
and GPUs, and are optimized for performance in their own unique
way, even if the code is written in the same heterogeneous parallel
programming language like OpenCL. FPGAs consist of a fine-
grained reconfigurable fabric that can be synthesized into a custom
circuit for a given application. They are relatively low frequency
devices, and when competing against other high-performance de-
vices such as GPUs, the key for FPGAs is to create custom,
deep pipelines for given application kernels, and maintain maxi-
mum continuity and minimum disruption in the resulting dataflow
stream. Maintaining a continuous stream of data on the FPGA
pipeline without disrupting it with repeated accesses to its exter-
nal DRAM memory (global memory in OpenCL terminology) is
also important because of the relatively low access bandwidth,
especially for random access. In previous work (Nabi and Vander-
bauwhede 2015), we have adapted a synthetic benchmark to show
the relative bandwidth to global memory of various devices, and
Figure 2 highlights the magnitude of discrepancy between GPUs
and FPGAs.
2. Related Work
2.1 FPGA acceleration of scientific code
There are a number of commercial tools available that provide
a high-level programming route for accelerating scientific code
on FPGAs. Maxeler (Pell and Averbukh 2012) is a good exam-
ple of such an HLS design framework. It provides a Java meta-
programming model for describing computation kernels and con-
necting data streams between them. It has been used for acceler-
ating applications from various scientific and financial domains.
Altera OpenCL or AOCL (Czajkowski et al. 2012) is the Altera
(now Intel) implementation of the OpenCL heterogeneous paral-
lel programming framework for their FPGAs. While it is based on
the OpenCL standard, it has vendor specific optimization exten-
sions, one of which is the use of channels to communicate directly
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Fig.2: Testing all four targets with varying (a) array sizes and (b) vector size
(memory coalescing) for the copy kernel. Word size is 32 bits, and data is accessed
contiguously in memory. The loop-management for each target is the one that
yielded the best results for that target. No other optimizations are used.
memory bandwidth for CPU as well as the GPU. Also, note that for CPU at
small array sizes, we may be seeing the effect of caching, since we run the same
kernel multiple times on the same data.
Effect of Data Contiguity
The effect of data contiguity on sustained memory bandwidth to a DRAM is
well known. We ran the MP-STREAM benchmark on all four targets, varying
the array size as well as testing two patterns of access: contiguous, and strided
with a fixed stride. For strided access, we accessed the row-major 2D array in a
column-major fashion, which means the size of stride is equal to the square-root
of the array-size in all cases. The results are shown in Figure 3(a).
As expected, all targets see a deterioration in performance for strided access,
although to varying degrees. One can see potential for a possible optimization
where – if there are multiple strided accesses to the same array(s) in global
memory as is common in scientific applications – it may be worthwhile re-
arranging data once at the beginning to convert subsequent strided accesses to
contiguous accesses.
Another interesting observation is that both the CPU and GPU see a relative
decline in performance for strided access as we increase the array size. Keeping
in mind that the axis are log-scale, it can be noted that the decline is significant.
FPGAs have no such trend. For the CPU, we see a sharp decline at an array size
of around 10MB, which is the size of the cache in this CPU.
Figure 2. Bandwidth to contiguous data in the external/main mem-
ory for four different targets while varying (a) array sizes and (b)
vector size (memory coalescing). Two of the targets (AOCL and
Sdaccel) are FPGAs (Stratix-V and Virtex-7).
between kernels2 . Xilinx similarly has its own OpenCL imple-
mentation called SDAccel (Xilinx 2014a), which is based on its
more mature Vivado HLS tool(Xilinx 2014b). Like AOCL, SDAc-
cel is based on the OpenCL standard, and also proposes custom
optimizations to improve performance. The OpenCL-FPGA tools
like AOCL and SDAccel have been shown to get good performance
and energy-efficiency, e.g. (Weller et al. 2017) demonstrates their
use for PDE applications in the context of power-constrained ap-
plications. (Escobar et al. 2016) carried out a suitability analysis
of FPGAs for heterogeneous HPC platforms, using the Berkeley
13 dwarfs as a reference. They found FPGAs to be suitable for 5
of the 13 dwarves, but noted that they are difficult to use for non-
specialized designers, and emphasized the importance of more ab-
straction and less customization.
While these and other similar works have significantly advanced
the state of the art in the use of FPGAs for scientific computing
using high-level programming, the current tools and workflows still
require one to manually write code in parallel languages like MaxJ
(for Maxeler machines) or OpenCL, and optimize it for FPGAs,
both of which are significant tasks. Our tool creates OpenCL code
automatically by refactoring Fortran code, and we show a route to
optimizing this OpenCL code for FPGAs.
2.2 Refactoring of legacy code
There are a number of source-to-source compilers and refactoring
tools for Fortran vail ble. However, very few of them actually sup-
port FORTRAN 77. The most well known are the ROSE frame-
work3 from LLNL (Liao et al. 2010), which relies on the Open
Fortran Parser (OFP)4 . This parser claims to support the Fortran
2 Altera introduced these channels before the OpenCL standard adopted
pipes which is more or less the same thing. Now that the OpenCL standard
has pipes, one can use either channels or pipes in AOCL.
3 http://www.rosecompiler.org/index.html
4 http://fortran-parser.sourceforge.net/
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2008 standard. Furthermore, there is the language-fortran5 parser
which claims to support FORTRAN 77 to Fortran 2003. A refac-
toring framework which claims to support FORTRAN 77 is Cam-
Fort (Orchard and Rice 2013), according to its documentation it
supports Fortran 66, 77, and 90 with various legacy extensions.
Like CamFort, the Eclipse-based interactive refactoring tool
Photran (Overbey et al. 2005), which supports FORTRAN 77 -
2008, is not a whole-source compiler, but works on a per-file
basis (which is in fact what most compilers do). Both CamFort
and Photran provide very useful refactorings, but these are limited
to the scope of a code unit. For effective refactoring of common
blocks, and determination of data movement direction, as well
as for effective acceleration, whole-source code (inter-procedural)
analysis and refactoring is essential.
A long-running project which does support inter-procedural
analysis is PIPS6, started in the 1990’s. The PIPS tool does support
FORTRAN 77 but does not supported the refactorings we propose.
Support for auto-parallelization via OpenCL was promised (Amini
et al. 2011) but has not yet materialized. None of the other refac-
toring tools support either auto-parallelization or OpenCL.
3. Heterogeneous Computing for Accelerating
Scientific Applications
Many scientific codes have already been investigated for and ported
manually to GPUs as well as FPGAs, and excellent performance
benefits have been reported. There are many approaches to pro-
gramming accelerators, but we restrict our discussion to open stan-
dards and to solutions that work in Fortran.
3.1 OpenCL
The OpenCL framework(Stone et al. 2010) presents an abstraction
of the accelerator hardware based on the concept of host and device.
A programmer writes one or more kernels that are run directly by
the accelerator and a host program that is run on the system’s main
CPU. The host program handles memory transfers to the device
and initializing computations and the kernels do the bulk of the
processing, in parallel on the device. In general OpenCL assumes
separate memory spaces for the host and device and assumes a
shared-memory programming mode for the device kernels. The
main advantage of OpenCL over proprietary solutions such as
e.g. CUDA (to which it is very similar) is that it supported by
a wide range of devices, including multicore CPUs, FPGAs and
GPUs. From the programmer perspective, OpenCL is very flexible
but quite low level and requires a lot of boilerplate code to be
written. This is a considerable barrier for adoption by scientists.
Furthermore, there is no official Fortran support for OpenCL: the
host API is C/C++, the kernel language is based on a subset of C99.
To remedy this we have developed (Vanderbauwhede and Takemi
2015) a Fortran API for OpenCL7.
3.2 OpenACC and OpenMP
OpenACC8 takes a directive based approach to heterogeneous pro-
gramming that affords a higher level of abstraction for parallel pro-
gramming than OpenCL or CUDA. In a basic example, a program-
mer adds pragmas (compiler directives) to the original (sequen-
tial) code to indicate which parts of the code are to be accelerated.
The new source code, including directives, is then processed by the
OpenACC compiler and programs that can run on accelerators are
5 https://hackage.haskell.org/package/language-fortran
6 http://pips4u.org/
7 https://github.com/wimvanderbauwhede/OpenCLIntegration
8 https://www.openacc.org/
produced. There are a number of extra directives that allow for op-
timization and tuning to allow for the best possible performance.
With OpenMP version 4, the popular OpenMP standard9 for
shared-memory parallel programming now also supports acceler-
ators. The focus of both standards is slightly different, the main
difference being that OpenMP allows conventional OpenMP di-
rectives to be combined with accelerator directives, whereas Ope-
nACC directives are specifically designed for offloading computa-
tion to accelerators.
Both these annotation-based approaches are local: they deal
with parallelization of relatively small blocks and are not aware
of the whole code base, and this makes them both harder to use and
less efficient. To use either on legacy FORTRAN 77 code, it is not
enough to insert the pragmas: the programmer has to ensure that
the code to be offloaded is free of global variables, which means
complete removal of all common block variables or providing a list
of shared variables as annotation. The programmer must also think
carefully about the data movement between the host and the device,
otherwise performance is poor.
3.3 Raising the abstraction level
Our approach allows an even higher level of abstraction than that
offered by OpenACC or OpenMP: the programmer does not need to
consider how to achieve program parallelization, but only to mark
– using a single annotation – which subroutines will be paralleled
and offloaded to the accelerator. Our compiler provides a fully
automatic conversion of a complete FORTRAN 77 codebase to
Fortran 95 with OpenCL kernels. Consequently, the scientists can
keep writing the code in FORTRAN 77, and the original code base
remains always intact.
4. A Refactoring Source-to-Source Compiler for
FORTRAN 77
FORTRAN 77 code is often computationally efficient, and pro-
grammer efficient in terms of allowing the programmer to quickly
write code and not be too strict about it. As a result it becomes
quickly very difficult to for maintain and port. Our goal is that the
refactored code should meet the following requirements:
4.1 Modern, Maintainable and Extensible
FORTRAN 77 was designed with very different requirements from
today’s languages, notably in terms of avoiding bugs. It is said
that C gives you enough rope to hang yourself. If that is so then
FORTRAN 77 provides the scaffold as well. Specific features that
are unacceptable in a modern language are:
• Implicit typing, i.e. an undeclared variable gets a type based on
its starting letter. This may be very convenient for the program-
mer but makes the program very hard to debug and maintain.
Our compiler makes all types explicit (implicit none).
• No indication of the intended access of subroutine arguments:
in FORTRAN 77 it is not possible to tell if an argument will
be used read-only, write-only or read-write. This is again prob-
lematic for debugging and maintenance of code. Our compiler
infers the intent for all subroutine and function arguments.
• In FORTRAN 77, procedures defined in a different source file
are not identified as such. For extensibility as well as for main-
tainability, a module system is essential. Our compiler converts
all non-program code units into modules which are used with
an explicit export (only) declaration.
9 http://www.openmp.org/
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There are several more refactorings that our compiler applies, such
as rewriting label-bases loops as do-loops etc., but they are less
important for this paper.
4.2 Accelerator-ready
As mentioned in section 3, the common feature of the vast majority
of current accelerators is that they have a separate memory space,
usually physically separate from the host memory. Furthermore, the
common offload model is to create a “kernel” subroutine (either
explicitly or implicitly) which is run on the accelerator device.
Consequently, it is crucial to separate the memory spaces of the
kernel and the host program.
• FORTRAN 77 programs makes liberal use of global variables
through “common” blocks. Our compiler converts these com-
mon block variables into subroutine arguments across the com-
plete call tree of the program. Although refactoring of common
blocks has been reported for some of the other projects, to our
knowledge our compiler is the first to perform this refactoring
across multiple nested procedure calls, potentially in different
source code units.
4.3 Code Transformation Validation
To assess the correctness and capability of our refactoring compiler,
we used the NIST (US National Institute of Standards and Technol-
ogy) FORTRAN 78 test suite 10, which aims to validate adherence
to the ANSI X3.9-1978 (FORTRAN 77) standard. We used a ver-
sion with some minor changes11 This test suite comprises about
three thousand tests organized into 192 files. We skipped a num-
ber of tests because they test features that our compiler does not
support. In particular, we skipped tests that use spaces in variable
names and keywords (3 files, 23 tests) and tests for corner cases of
common blocks and block data (2 files, 37+16 tests). After skip-
ping these types of tests, 2867 tests remain, in total 187 files for
which refactored code is generated. The test bench driver provided
in the archive skips another 8 tests because they relate to features
deleted in Fortran 95. In total the test suite contains 72,473 lines of
code (excluding comments). Two test files contain tests that fail in
gfortran 4.9 (3 tests in total).
Our compiler successfully generates refactored code for all
tests, and the refactored code compiles correctly and passes all
tests (2864 tests in total).
Furthermore, we tested the compiler on a simple 2-D shallow
water model from (Kämpf 2009) (188 loc) and on four real-word
simulation models: the Large Eddy Simulator for Urban Flows 12, a
high-resolution turbulent flow model(Vanderbauwhede and Takemi
2015) (1,391 loc); the shallow water component of Gmodel13, an
ocean model(Burgers et al. 2002) (1,533 loc); Flexpart-WRF14, a
version of the Flexpart particle dispersion simulator(Brioude et al.
2013) that takes input data from WRF (13,829 loc); and the Linear
Baroclinic Model15, an atmospheric climate model(Watanabe and
Jin 2003) (39,336 loc).
Each of these models has a different coding style, specifically
in terms of the use of common blocks, include files, etc that affect
the refactoring process. All of these codes are refactored fully
automatically without changes to the original code and build and
run correctly. The performance of the original and refactored code
is the same in all cases.
10 http://www.itl.nist.gov/div897/ctg/fortran_form.htm
11 http://www.fortran-2000.com/ArnaudRecipes/fcvs21_f95.html
12 https://github.com/wimvanderbauwhede/LES
13 http://www.sciamachy-validation.org/research/CKO/gmodel.html
14 https://github.com/sajinh/flx_wrf2
15 http://ccsr.aori.u-tokyo.ac.jp/~hiro/sub/lbm.html
5. Auto-Parallelization in OpenCL
Our goal is to convert legacy FORTRAN 77 code into parallel code
so that the computation can be accelerated using OpenCL. We use
a three-step process:
First, the above refactorings16 result in a modern, maintainable,
extensible and accelerator-ready Fortran 95 codebase. This is an ex-
cellent starting point for many of the other existing tools, for exam-
ple the generated code can now easily be paralleled using OpenMP
or OpenACC annotations, or further refactored if required. How-
ever, we want to provide the user with an end-to-end solution that
does not require any annotations.
The second step in our process is to identify data-level paral-
lelism present in the code in the form of maps and folds (i.e. loops
without dependencies and reductions). The terms map and fold are
taken from functional programming and refer to ways of perform-
ing a given operation on all elements of a list. Broadly speaking
these constructs are equivalent to loop nests with and without de-
pendencies, and as Fortran is loop-based, our analysis in indeed an
analysis of loops and dependencies. However, our internal repre-
sentation uses the functional programming model where map and
fold are functions operating on other functions (i.e. they are higher-
order functions), the latter being extracted from the bodies of the
loops. Thus we raise the abstraction level of our representation and
make it independent of both the original code and the final code to
be generated. We apply a number of rewrite rules for map- and fold-
based functional programs (broadly speaking equivalent to loop fu-
sion or fission) to optimist the code.
The third step is to generate OpenCL host and device code
from the paralleled code. Because of the high abstraction level of
our internal representation, we could easily generate OpenMP or
OpenACC annotations, CUDA or Maxeler’s MaxJ language used to
program FPGAs. Our compiler17 also minimizes the data transfer
between the host and the accelerator by eliminating redundant
transfers. This includes determining which transfers need to be
made only once in the run of the program.
6. Porting OpenCL Applications for Performance
on FPGAs
In this section we discuss our ongoing work of extending the auto-
parallelizing framework previously presented to generate OpenCL
that is customized for performance on FPGAs.
The potential to get good performance and energy efficiency
on FPGAs is widely recognized but coupled with the realization
that achieving the potential is not straightforward (Escobar et al.
2016). Even if we use a code portable framework like OpenCL,
code written for CPUs or GPUs will not be performance portable
to FPGAs, and will require considerable optimization effort. In
our view, some important guidelines for creating architectures on
FPGAs that give high throughput are:
1. Create deep and custom pipelines that make optimal use of on-
chip resources.
2. Maintain streaming on these pipelines.
3. Minimize random access to external memory.
4. Use (scarce) on-chip memory resources efficiently
5. Use vendor-optimizations where suitable.
6. Use optimized numerics where possible.
In our view, the most critical requirement is to maintain stream-
ing on a deep, custom pipeline, which relates to the first four points
16 https://github.com/wimvanderbauwhede/RefactorF4ACC
17 https://github.com/wimvanderbauwhede/AutoParallel-Fortran
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in the previous list, and is the focus of our current work. The im-
portance of this requirement of maintaining streaming is reflected
e.g. in the Maxeler HLS framework, where an “Open Space Pro-
gramming” paradigm is proposed(OpenSPL 2017): all variables in
kernel code are by default dataflow variables, and not the content
of a particular address(es) in a memory space. The OpenCL frame-
work cannot adopt this dataflow paradigm at a fundamental level
like Maxeler as it is a heterogeneous framework primarily driven
by the GPU community. However, FPGA vendors like Altera and
Xilinx who have adopted OpenCL as their HLS framework use nu-
merous automatic and manual optimizations in order to create a
streaming, pipelined, dataflow architecture. This is indicated by the
adoption of custom “channels” by AOCL before the functionally
similar “pipes” were officially made part of the OpenCL standard.
These channels allow one to create coarse-grained pipelines across
kernels, minimizing accesses to external memory. Also important is
to carefully implement computations which involve stencils – fre-
quently encountered in scientific models – as they can lead to ran-
dom and redundant accesses to memory, killing the performance.
In section 5, we have already discussed our auto-parallelizing
refactoring tool that can generate OpenCL code from Fortran 77
code. We propose to extend this tool to optimize the generated
OpenCL code for FPGA implementation, and focus on two partic-
ular optimizations that encourage streaming and minimize random
accesses to global memory, leading to improved performance: 1)
Using FIFO channels (or pipes) for direct communication between
kernels instead of communication via global memory and 2) avoid-
ing random and redundant accesses to global memory for stencil
computations by using FPGA on-chip buffers. These approaches
are best illustrated through a real-world example, as discussed in
the next section.
7. Illustration: 2D Shallow Water Model
To illustrate our approach for extending our auto-parallelizing tool
for FPGAs, we use a simple but realistic scientific model from the
domain of computational fluid dynamics (CFD), called the shallow
water model. The model can be used to simulate waves where
the horizontal scale is far greater than the depth of the body of
water, so it can be applied for both shallow and deep portions
of the ocean or the atmosphere. We use the shallow-water model
described in (Kämpf 2009) along with the provided Fortran model
as our starting point.
The model assumes wave periods that are short compared to the
inertial period, so we can ignore the Coriolis force, and frictional
effects along with other non-linear terms are ignored. With these
simplifications, the equations governing the dynamics are reduced
to:
∂u
∂t
= −g ∂η
∂x
∂v
∂t
= −g ∂η
∂y
∂η
∂t
= −∂(uh)
∂x
− ∂(vh)
∂y
where u and v are the two components of the horizontal veloc-
ity, h is the total water depth, and η is the sea-level elevation (so
h = h0 + η).
The numerical simulation of these equations takes the form of
the following three functions or kernels, which are run across the
2D grid inside time loop.
Dynamics This kernel implements the dynamics of the model as
described in the expressions shown above, computed as finite-
difference (FD) equations.
Filter One of the artefacts of using FD methods is the introduction
of artificial, numerical waves, and a first order Shapiro filter is
used to remove those.
Update This kernel simply updates the height h based on the
elevation η calculated for the current time step.
The model uses single-precision floats, and the original imple-
mentation is in Fortran-9518.
7.1 Profiling the Fortran Code
We built a dynamic profile of the code using gprof, and as one
would expect, modelling the dynamics takes up most of the sim-
ulation (wall-clock) time. Figure 3 shows the distribution of the
simulation time across the three kernels, and while dynamics take
the most time, we can see that performance dividends can be ex-
pected by accelerating all three of the kernels on an accelerator.
62% 
20% 
18% 
dynamics shapiro update
Figure 3. Dynamic profile of the 2D Shallow Water Code.
7.2 Parallelization of the Code for GPU Implementations
The auto-parallelizer tool described in section 5 was used to gener-
ate OpenCL for GPU implementation. Our compiler automatically
transforms the original code into three map-style kernels.
The results shown in Figure 8 for domain size of 500x500 and
10,000 time steps. This is a high-resolution simulation with spatial
resolution of 1 m and a time step of 0.01 s. The automatically
generated code running on GPU is up to 9x faster than the original
code. This is the same performance as obtained by manual porting
of the code to OpenCL.
7.3 Parallelization of the Code for FPGA Implementations
As discussed in section 6, our view is that the most important
optimizations are those that allow us to maintain streaming on
the device, which include a well known technique of introducing
channels between the peer kernels, and our own innovation of using
“smart caches” to optimize stencil computations.
7.3.1 The Baseline Version
If we naively take the OpenCL code for CPUs or GPUs, and port it
to FPGA as-is, we get the baseline FPGA architecture as shown in
Figure 4.
The host transfers all the arrays to the device global memory
(i.e., the external DRAM on the FPGA board) at the beginning
of the execution. Then each of the three kernels on the device
reads the relevant data from the global memory, processes it, and
writes it back, one after the other. The kernels are called in a
18 The code has artefacts of Fortran-77 coding style, so it may be fairer to
call it a mixture of Fortran 77 and 95.
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Kernel 
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Kernel 
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Figure 4. The baseline FPGA implementation of the 2D shallow-
water model on a Stratix-V FPGA using the Altera-OpenCL frame-
work. The numbers show the sequence of operations. Note that
steps 2–7 repeat NT times, where NT is the number of time steps
of the simulation.
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Figure 5. The channelized implementation of the 2D shallow-
water model on a Stratix-V FPGA using the Altera-OpenCL frame-
work. The numbers show the sequence of operations. Note that
steps 2–5 repeat NT times, where NT is the number of time steps
of the simulation. Dotted lines indicate memory accesses required
to create stencils.
time loop NT times, which in our experiments is 10, 000 steps.
The kernels are communicating via the global memory, and it is
immediately obvious that we are ferrying data back and forth many
times between the FPGA and the global memory redundantly.
7.3.2 The Channelized Version
In order to preclude the need to use the global memory for commu-
nicating between kernels, we use channels as discussed in section 6.
The resulting architecture is shown in Figure 5.
The three kernels are now launched concurrently from the host.
This is achieved by creating multiple command queues on the host
using the OpenCL API. The kernels directly communicate data
with each other using channels. These channel read/write calls are
blocking, which ensures the kernels are synchronized19. While we
currently introduce the channels between kernels manually, it is
straightforward to update our OpenCL code generator to create
these channelized kernels, as it mainly involves replacing accesses
to global memory variables with channel calls. There will be almost
no change to the host code, other than launching the kernels on
concurrent queues, and removing some of the arguments passed
to the kernels (as most of them are no longer accessing global
memory).
7.3.3 The Channelized Version with Smart Cache
Ideally, the use of channels should lead to a coarse-grained pipeline
between kernels where only the first and the last kernels in the
pipeline interact with the global memory. However, note from the
Figure 5 that there is additional communication between the dy-
namics and the shapiro kernel, and the global memory. This is be-
cause these kernels involve stencil computations, and they end up
doing random (and redundant) accesses to the global memory to
create the required stencil window. This is obviously inefficient, as
the random accesses breakdown the streaming with high-latency
memory accesses.
FPGAs do not have any caches, and repeated accesses to global
memory, even if localized – as would be the case for typical sten-
cil computations – can lead to considerable loss of performance.
In order to maintain streaming in such cases, we use the available
on-chip memory resources as a smart cache, which involves us-
ing the on-chip memory in a deterministic manner to maintain a
windowing buffer from the data streams. This allows us to create
stencils without having to redundantly access global memories. We
have also proposed some innovations for cases where we have dif-
ficult boundary conditions or very large reaches for the stencil data,
but they are outside the scope of this paper. Fortunately the lateral
boundary conditions in the 2d shallow-water model under consid-
eration are closed, and the 2- and 4-point stencils that we require
for the model do not require very large reaches.
A high-level view of the smart-cache (or stencil-generator)
module is shown in Figure 6, along with a flow-chart showing
its operation. The smart-cache module can deal with stencils of
arbitrary shapes, and can also synchronize multiple streams of data
as shown in the figure. The flowchart is shown to highlight the
fact that our OpenCL kernel for implementing this smart-cache is
highly parametrizable: we simply need to set the size of the array
(Size) and the maximum positive offset (MPOff ), and the loop
bounds and buffer sizes are all calculated automatically. The only
customization then needed in the kernel template is to create chan-
nels for the stencil tuple at the output, and assign them appropriate
values from the windowing buffer.
When this caching module is inserted into the architecture,
along with a set of kernels to read and write from the global
memory, we get an efficient streaming dataflow architecture with
the minimal access to global memory, as shown in Figure 7.
7.3.4 Experiments
In order to evaluate the utility of our approach of creating automatic
solutions for running scientific applications on FPGAs, we imple-
mented the 2D shallow-water model on multiple targets. These tar-
gets are described in Table 1:
19 Note that AOCL allows using OpenCL compliant pipes in place of chan-
nels, but since OpenCL pipes are non-blocking, we need to add an attribute
to indicate we want their blocking versions.
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Figure 6. A high-level view of the smart cache (left) and a flowchart of its operation (right). The hypothetical case shown (left) is very similar
to the requirement for 2D shallow-water model, and involves a 5-point stencil for one input stream x, while the other stream y requires no
stencil, but needs to be buffered for synchronization. The flow-chart on the right shows its implementation flow. Note: Size = size of the
stream, and MPOff is the maximum positive offset for a given stencil shape.
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Figure 7. The channelized implementation – along with the smart-caching module – of the 2D shallow-water model on a Stratix-V FPGA
using the Altera-OpenCL framework. The numbers show the sequence of operations. Note that steps 2–3 repeat NT times, where NT is the
number of time steps of the simulation.
Devices
CPU Intel i3-2100 @ 3.10GHz
GPU GeForce GTX TITAN
FPGA Altera (Intel) Stratix-V
Table 1. Devices used for experiments.
We ran the experiment for 10, 000 time steps, on a 500 × 500
grid. The execution times for the targets are shown in Figure 8. Note
that we show results for two versions of FPGA implementation, the
baseline implementation, and the optimized implementation that
uses channels and on-chip stencil buffers.
As discussed earlier, the GPU implementation leads to an al-
most 10× improvement, and this requires absolutely no manual
coding. The baseline FPGA version uses OpenCL code that is not
yet optimized, and gives 2.6× performance improvement over the
CPU baseline. Once we incorporate the two optimizations that we
discuss in subsection 7.3, we get a 3.7× improvement over CPUs,
which is a 42% improvement over the baseline FPGA solution. Not
surprisingly, GPUs outperform both CPU and FPGA. At the same
time though, these results validate our observation that optimiza-
tions for FPGA solutions that encourage streaming can lead to sig-
nificant performance improvements.
FPGAs come out a lot stronger when we take the energy-
efficiency perspective. In the context of HPC (which means we
are considering top-of-the-line devices), FPGAs consume around
an order of magnitude less power then CPUs or GPUs. This means
that FPGAs can afford to perform worse than e.g. GPUs in terms
of pure throughput performance, but still be more energy-efficient,
and our results confirm this, as shown in Figure 9. The trend in
favour of FPGAs is obvious, and the optimized FPGA solution
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Figure 8. Execution times for running the 2D-shallow-water
model on the three targets described in Table 1. The model is run
on a 500× 500 grid, for 10, 000 time steps.
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Figure 9. Energy-efficiency for running the 2D-shallow-water
model on the three targets described in Table 1. The model is run
on a 500× 500 grid, for 10, 000 time steps.
is 5.1× more energy-efficient than the CPU, and 2.0× more ef-
ficient than even the GPU implementation. We are already gener-
ating the complete GPU solution automatically, and our ongoing
work will extend the automation to FPGA solutions, effectively
enabling turn-key solutions that lead to these kinds of performance
and energy-efficiency gains.
8. Conclusion
Accelerator devices have firmly established themselves in the do-
main of HPC for scientific applications. Our work aims to make a
contribution towards enabling an increasingly larger body of sci-
entists to use these relatively low-cost devices to accelerate their
applications. One of the biggest hurdles to widespread adoption of
accelerators is the expertise required to program these devices for
parallelism and performance. OpenCL provides a portable, hetero-
geneous platform for programming such accelerators, but that still
leaves a considerable body of legacy (and even new) code that is
in languages like Fortran. We have developed an auto-parallelizing
source-source compiler that can translate such scientific code from
Fortran into parallel OpenCL code.
In this paper we have focussed on extending this compiler to
generate OpenCL code specifically for performance on FPGAs. We
observed that maintaining streaming across kernels on an FPGA is
critical for getting good performance, and proposed optimizations
in the architecture to achieve this pattern, along with a route to ex-
tending the current compiler to enable automatic generation of op-
timized FPGA OpenCL code. Our results using a 2D shallow-water
model as an illustration show that we are achieving up to 10× bet-
ter performance over CPUs by using the automatic OpenCL code
on GPUs, and that with our proposed optimizations, we can create
FPGA solutions which are 5× and 2× more energy efficient than
CPU and GPU respectively, and that our proposed optimizations for
FPGAs lead to a 42% improvement over the baseline unoptimized
FPGA solution.
The work is ongoing, and we expect to extend the Fortran-to-
OpenCL compiler so that it can automatically generate the FPGA
optimizations we have proposed in this paper, along with others. In
the longer term we aim to extend our compiler to target a cluster of
devices, which we feel is feasible within our framework.
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